SIMSYNCH can translate its register-transfer-level designs to
MACHXL, Verilog, or VHDL formats. The bulk of the
work is performed by the files `scm2mach', `scm2vrlg', and
`scm2vhdl'. The file `run.scm' defines translate,
which drives the conversion.
The symbol design should correspond to a file named `design.scm', which contains the definitions.
The symbol target-language can be:
machxl
translate creates a file named `design.pds' with the
MACHXL definitions.
verilog
vhdl
SIMSYNCH translates the following functions:
SIMSYNCH translates the following syntaxes. Remember that you are limited to this set only for signals which will be translated for the benefit of a logic compiler.
and
and.
or
number-or
number-or for combining clauses which return only vectorized
values or #f.
if
(if <test> <consequent> <alternate>).
case
qase
qase is an extension of standard Scheme case: Each
clause of a case statement must begin with a list of literal
datums, the corresponding list in a qase statement may
contain either literal datums or the names of symbolic constants
preceded by a comma. A qase statement is equivalent to a
case statement in which all symbolic constants preceded by commas
have been replaced by the values of the constants. This use of comma,
(or, equivalently, unquote) is similar to that of
quasiquote except that the unquoted expressions must be
symbolic constants.
defconst
defconst, their values are
substituted in the head of each qase clause during macro
expansion. In practice defconst constants should be defined
before use.
synch:fifo
synch:pre